From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ej1-f46.google.com (mail-ej1-f46.google.com [209.85.218.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7F1313E7145 for ; Tue, 25 Aug 2026 21:24:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.46 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787693086; cv=none; b=Btot1+7CoyiU70MxV45pFBoNCgjtxVqOOwT595U8YEOEqxODTM5kM0/grFfD+iujvDU+yyPx9w1dSiT5jm8xirqqWiZ2iFt0fcRCU4o3AvFk8seRUPehUTDmFEw5hpIK5kwgwvHpGYHD7p7x6OptbRS4rWYdY1iAu3Ae+T4+ZzU= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787693086; c=relaxed/simple; bh=7Q7rDju/Sb9uNF2sg7XuNuMaorQf+MPeVghQidtskfM=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=EObPOQ0Auca5FHdMaSkxXeFgNx/8BR1kXKzdb30uCRPM3pAw09v/tw7N0ih273zAl93x7BFq2jrMixWlYQ1f2x6XaAsncI7mcQV6e+E6+mXOjZAtkIJPZWsTFoHz14W9i05YxcKA+IXNEf0ddzalqVD+tLduLPjJZHNMajbccQI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=XPYZblFr; arc=none smtp.client-ip=209.85.218.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="XPYZblFr" Received: by mail-ej1-f46.google.com with SMTP id a640c23a62f3a-c250f28f1cdso20302766b.0 for ; Tue, 25 Aug 2026 14:24:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787693083; x=1788297883; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=Wz9K9LS2Ea9+A1Snt9mSbTqxp0uUm7G3461p9py5FAs=; b=XPYZblFrvA4GdCzJaNGIfJZ6N19jVSWxKumZ59wqBfK6TAR4h/7dE9C2Nh2rKvD5vn CwQX5l0WSnbB8QvbJu7udW1/GCR/HEVmb/02hrWbindW35AleKomg6+eUIsnaBoAWWZC VodGZndabrYdf1WqrBkY6JDQdiYTTs3EvOsuDy9WI1GZtYA0agXD5lN+4GmyHq+PvgeY B2B8heQ6oz+5EwYGvgXDsQMtbx6Pv/q1ER6rdnReG0Lt0ZWE+336dJSewonRar8pGpk4 2amwVeydb0b9JSDtlYzhzFIArtuTjcxTT46DCRvlYjUZ44CA1Cp3Zk/Mqwl72dmZUl0L aL9w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787693083; x=1788297883; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=Wz9K9LS2Ea9+A1Snt9mSbTqxp0uUm7G3461p9py5FAs=; b=JMK3DTmGulPE6LtBgVkLYpLc5fUwTYfp5Nup9MKEZpd1h/Uv5CfsrsmmmLnBKRmczO I8eLKxzPG6wwZuwjewVgC6/X5FKbrlefsEgv6umExtNkMIi8MwI44FCFBSfP99NTn9+a aC8CerIjyQuCOZ6cW8gaZrWcPd0OMjw+EOtBshsN9x9gUsyLWkQXatbLuJFMRnRBsbs+ 9iVd/151KKjan4+pXv2ArcJrAcgGbZVtNoVW3pxN3Rmhx/ZLNBi2WJdN5vn71wjdPuYm lZZhDUo9mEp8yr7kXgFqOQfWl448yvt8w5FbxBOO2DUI+IXMjXz6YxW6+QILXaNK8F4/ t07A== X-Forwarded-Encrypted: i=1; AHgh+RrBkFVqRON5q3+9/qdtG01tzGS3it65SAF7/maZbEJQAKG3hvQOAFVuq/fgD8oyOoAWAyLsiEbYHoENZsA=@vger.kernel.org X-Gm-Message-State: AFuF++li5bR0sXN67XbfCHoTqKpvicgNhLCGOmnbfJX6b/fAoOZNFjGc +hvKbl7cO6cWNa2wNzp4VOJlla74WaZEQKYIylBnB/6tiTvw4UUjWwSf X-Gm-Gg: AR+sD12EgAWq1y7eZO1FF2ZLwsVvKeHhqOS5JxeGUTQEmaj9gc1wFgR7SH5F5tqDxcv oitDIc7TSaKDEu/1zw/RHIvoYBDNdL4XLy5nyED22HmQQT880tsPJ5aVXQSOU2JQ2AbdyUaaofO TI0cNvte/epE1b/z3euUIdq8HPq3O5v3406tLIrrM6wg7nX1iJ+ziSQ/ll2qi2QzFuGH+m0XvF3 oDzbULKX0voDvmD9GFmvWB2tT5rvOFPr+3RksOLsweXYjrwhXYY721uhOJmyFkZthEuBDmvlJZJ NZLYw9FIfjAXbkW89kDVNXaJ2oQDUNfIgOXsNSt1SE5GnD8oonNANCnjfq6wlfrLkjQeNkAIjKK KjV0v0j9Pg7uiVTn4nbxAIR4JGUfkXl1JwZykU3sdSdMnGNdd55M+eYXx34hm9dLXzGgJDA/y4K O4/udsEqJL/438suy4J6xJ5bj12j42EXwdsZxlZk0gmJ140ClUJi45XrvSLKlXW39ID3gvHu4+l c1vA8AT X-Received: by 2002:a17:906:7947:b0:c15:f598:60c0 with SMTP id a640c23a62f3a-c250bb7e838mr213578266b.4.1787693082521; Tue, 25 Aug 2026 14:24:42 -0700 (PDT) Received: from [192.168.0.2] ([197.250.227.34]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-c250a9ec343sm98297866b.57.2026.08.25.14.24.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 25 Aug 2026 14:24:41 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Wed, 26 Aug 2026 00:24:02 +0300 Subject: [PATCH v11 03/12] dt-bindings: clk: zte: Add zx297520v3 LSP clock and reset controller Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit Message-Id: <20260826-zx29clk-v11-3-f8ad59c6426c@gmail.com> References: <20260826-zx29clk-v11-0-f8ad59c6426c@gmail.com> In-Reply-To: <20260826-zx29clk-v11-0-f8ad59c6426c@gmail.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Brian Masney , Vinod Koul , Neil Armstrong , Russell King , Lee Jones , Brian Masney , Jerome Brunet , Manivannan Sadhasivam Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org, mfd@lists.linux.dev, =?utf-8?q?Stefan_D=C3=B6singer?= , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=8538; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=7Q7rDju/Sb9uNF2sg7XuNuMaorQf+MPeVghQidtskfM=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBqjggC7pGfN97wSeW2ZcWggIulezNcy5jT8gDoj aGq7YhPcYKJAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCao4IAhsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiK1uA/+MgBtkirc4h4/r3o67Dv09Yl75JkJO6A cgLcJIgMEOYljBY35K8I+0pZZoN8EVQ1DRi2v2/yy3DqiaN02QJL4+y2d7vgi1qPhEn5MV0QPOb PANoEMPnJWqCCELEq+Rog4nS0HGmUJRWyH3vFlG+l5Li4r0p/D13c2Cc3q3joBZ/G15EWfodjOI zpyV7JcikGbT8Dy2It0DVfMwlt9b15Ss63Sm/gf4l7HGYIdnr42X9OrYFf13dbZM9W4/E98GZX7 dyqN3KXZA6fdN/ZDYUYx+XB+WkHYa9fu284gk4h8H0mgTMx4dsPCpne5KVywFbIDgAikyxIyQ35 UkzDa8nSCd8ORQU+IrGxD1SKz7/ILHT/R8MvvQ+k7ZK0XjM0F9LQJzTPFKVoV9JbKopTorLtgLE LAUlGhsZZmQwFcINDU7+PvDErorOA7TjlpHe185Vf/OquDVgW+xlhNzubOtTIjWDR7I0SRgkoM9 s/aQ/KNS5/KDkdsM1xnLD9lg+RvGvpoj1n9ejlsYwJ1znVaRngEkyKksY3mMFVqrjdjMOMX2ovb uOYcpxH8GhAeEq0e9FiP9k36Xz8mJYh+gOaTx5hj6ELTHo5Om22OzU/P88UYO9AYqJUPJSAr01a NMgXJOH9YaOjUvOvI/cH1NE00I8uao5BrEhVNEkNUDk8IWif9f40= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 The clock controller of the zx297520v3 Low Speed Peripherals is relatively clean. One register per device with gates, muxes and resets and for some devices a divider. There are even bits in the matrix controller to control propagation of clock lines down to LSP. The clocks are sorted by register address and I am convinced that the device list is complete. There are, however, a few more registers that are likely extra dividers for TDM and I2S devices. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Stefan Dösinger --- Patch changelog: v10: Fix order of clock-cells and reset-cells in the example to satisfy dt-check-style --strict. v8: *) Start clock indices at 0 *) A minor grammar fix in the second paragraph of the binding prose v5: Rename from lspclk to lspcrm Remove matrixcrm from example v4: Order properties compatible->reg->clocks->clock->names->#cells --- .../bindings/clock/zte,zx297520v3-lspcrm.yaml | 101 +++++++++++++++++++++ MAINTAINERS | 1 + include/dt-bindings/clock/zte,zx297520v3-clk.h | 37 ++++++++ include/dt-bindings/reset/zte,zx297520v3-reset.h | 19 ++++ 4 files changed, 158 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/zte,zx297520v3-lspcrm.yaml b/Documentation/devicetree/bindings/clock/zte,zx297520v3-lspcrm.yaml new file mode 100644 index 000000000000..b0a176ffda12 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/zte,zx297520v3-lspcrm.yaml @@ -0,0 +1,101 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/zte,zx297520v3-lspcrm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: ZTE zx297520v3 SoC LSP clock and reset controller + +maintainers: + - Stefan Dösinger + +description: | + This clock and reset controller controls low speed peripherals on the board. + This is a relatively isolated subsystem containing UART, I2C, I2S and SPI + devices. The controller is responsible for bringing the devices out of reset + and enabling their clocks as needed. + + The controller receives its clock signals from the matrix controller, and + these signals need to be declared as clock inputs. + + All available clocks are defined as preprocessor macros in the + "include/dt-bindings/clock/zte,zx297520v3-clk.h" header. Resets are defined in + the "include/dt-bindings/reset/zte,zx297520v3-reset.h" header. + +properties: + compatible: + const: zte,zx297520v3-lspcrm + + reg: + maxItems: 1 + + clocks: + items: + - description: Main PLL divided by 5 output from matrixcrm (124.8 MHz) + - description: Main PLL divided by 4 output from matrixcrm (156 MHz) + - description: Main PLL divided by 6 output from matrixcrm (104 MHz) + - description: Main PLL divided by 8 output from matrixcrm (78 MHz) + - description: Main PLL divided by 12 output from matrixcrm (52 MHz) + - description: Main oscillator output from matrixcrm (26 MHz) + - description: Timer oscillator output from matrixcrm (32 kHz) + - description: LSP pclk output from matrixcrm (26 MHz) + - description: TDM wclk mux output from matrixcrm + - description: DPLL divided by 4 output from matrixcrm (122.88 MHz) + + clock-names: + items: + - const: mpll-d5 + - const: mpll-d4 + - const: mpll-d6 + - const: mpll-d8 + - const: mpll-d12 + - const: osc26m + - const: osc32k + - const: pclk + - const: tdm-wclk + - const: dpll-d4 + + resets: + maxItems: 1 + + "#clock-cells": + const: 1 + + "#reset-cells": + const: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - resets + - "#clock-cells" + - "#reset-cells" + +additionalProperties: false + +examples: + - | + #include + #include + + clock-controller@1400000 { + compatible = "zte,zx297520v3-lspcrm"; + reg = <0x01400000 0x100>; + #clock-cells = <1>; + clocks = <&matrixcrm ZX297520V3_LSP_MPLL_D5_WCLK>, + <&matrixcrm ZX297520V3_LSP_MPLL_D4_WCLK>, + <&matrixcrm ZX297520V3_LSP_MPLL_D6_WCLK>, + <&matrixcrm ZX297520V3_LSP_MPLL_D8_WCLK>, + <&matrixcrm ZX297520V3_LSP_MPLL_D12_WCLK>, + <&matrixcrm ZX297520V3_LSP_OSC26M_WCLK>, + <&matrixcrm ZX297520V3_LSP_OSC32K_WCLK>, + <&matrixcrm ZX297520V3_LSP_PCLK>, + <&matrixcrm ZX297520V3_LSP_TDM_WCLK>, + <&matrixcrm ZX297520V3_LSP_DPLL_D4_WCLK>; + clock-names = "mpll-d5", "mpll-d4", "mpll-d6", "mpll-d8", "mpll-d12", + "osc26m", "osc32k", "pclk", "tdm-wclk", "dpll-d4"; + #reset-cells = <1>; + resets = <&matrixcrm ZX297520V3_LSP_RESET>; + }; diff --git a/MAINTAINERS b/MAINTAINERS index bb1f349e40eb..acec8c1e0fc9 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -3901,6 +3901,7 @@ L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Odd fixes F: Documentation/arch/arm/zte/ F: Documentation/devicetree/bindings/arm/zte.yaml +F: Documentation/devicetree/bindings/clock/zte,zx297520v3-lspcrm.yaml F: Documentation/devicetree/bindings/clock/zte,zx297520v3-matrixcrm.yaml F: Documentation/devicetree/bindings/clock/zte,zx297520v3-topcrm.yaml F: arch/arm/boot/dts/zte/ diff --git a/include/dt-bindings/clock/zte,zx297520v3-clk.h b/include/dt-bindings/clock/zte,zx297520v3-clk.h index a5e5d5f17c87..0e8c73671139 100644 --- a/include/dt-bindings/clock/zte,zx297520v3-clk.h +++ b/include/dt-bindings/clock/zte,zx297520v3-clk.h @@ -105,4 +105,41 @@ #define ZX297520V3_SRAM0_PCLK 39 #define ZX297520V3_GSM_CFG_PCLK 40 +#define ZX297520V3_TIMER_L1_WCLK 0 +#define ZX297520V3_TIMER_L1_PCLK 1 +#define ZX297520V3_WDT_L2_WCLK 2 +#define ZX297520V3_WDT_L2_PCLK 3 +#define ZX297520V3_WDT_L3_WCLK 4 +#define ZX297520V3_WDT_L3_PCLK 5 +#define ZX297520V3_PWM_WCLK 6 +#define ZX297520V3_PWM_PCLK 7 +#define ZX297520V3_I2S0_WCLK 8 +#define ZX297520V3_I2S0_PCLK 9 +#define ZX297520V3_I2S1_WCLK 10 +#define ZX297520V3_I2S1_PCLK 11 +#define ZX297520V3_QSPI_WCLK 12 +#define ZX297520V3_QSPI_PCLK 13 +#define ZX297520V3_UART1_WCLK 14 +#define ZX297520V3_UART1_PCLK 15 +#define ZX297520V3_I2C1_WCLK 16 +#define ZX297520V3_I2C1_PCLK 17 +#define ZX297520V3_SPI0_WCLK 18 +#define ZX297520V3_SPI0_PCLK 19 +#define ZX297520V3_TIMER_LB_WCLK 20 +#define ZX297520V3_TIMER_LB_PCLK 21 +#define ZX297520V3_TIMER_LC_WCLK 22 +#define ZX297520V3_TIMER_LC_PCLK 23 +#define ZX297520V3_UART2_WCLK 24 +#define ZX297520V3_UART2_PCLK 25 +#define ZX297520V3_WDT_LE_WCLK 26 +#define ZX297520V3_WDT_LE_PCLK 27 +#define ZX297520V3_TIMER_LF_WCLK 28 +#define ZX297520V3_TIMER_LF_PCLK 29 +#define ZX297520V3_SPI1_WCLK 30 +#define ZX297520V3_SPI1_PCLK 31 +#define ZX297520V3_TIMER_L11_WCLK 32 +#define ZX297520V3_TIMER_L11_PCLK 33 +#define ZX297520V3_TDM_WCLK 34 +#define ZX297520V3_TDM_PCLK 35 + #endif /* __DT_BINDINGS_CLOCK_ZX297520V3_H */ diff --git a/include/dt-bindings/reset/zte,zx297520v3-reset.h b/include/dt-bindings/reset/zte,zx297520v3-reset.h index 54e5b24f859a..b21d5901a7b9 100644 --- a/include/dt-bindings/reset/zte,zx297520v3-reset.h +++ b/include/dt-bindings/reset/zte,zx297520v3-reset.h @@ -40,4 +40,23 @@ #define ZX297520V3_VOU_RESET 10 #define ZX297520V3_LSP_RESET 11 +#define ZX297520V3_TIMER_L1_RESET 0 +#define ZX297520V3_WDT_L2_RESET 1 +#define ZX297520V3_WDT_L3_RESET 2 +#define ZX297520V3_PWM_RESET 3 +#define ZX297520V3_I2S0_RESET 4 +#define ZX297520V3_I2S1_RESET 5 +#define ZX297520V3_QSPI_RESET 6 +#define ZX297520V3_UART1_RESET 7 +#define ZX297520V3_I2C1_RESET 8 +#define ZX297520V3_SPI0_RESET 9 +#define ZX297520V3_TIMER_LB_RESET 10 +#define ZX297520V3_TIMER_LC_RESET 11 +#define ZX297520V3_UART2_RESET 12 +#define ZX297520V3_WDT_LE_RESET 13 +#define ZX297520V3_TIMER_LF_RESET 14 +#define ZX297520V3_SPI1_RESET 15 +#define ZX297520V3_TIMER_L11_RESET 16 +#define ZX297520V3_TDM_RESET 17 + #endif /* __DT_BINDINGS_RESET_ZX297520V3_H */ -- 2.54.0