mirror of https://lore.kernel.org/lkml/
 help / color / mirror / Atom feed
From: Biju Das <biju.das.jz@bp.renesas.com>
To: wsa+renesas <wsa+renesas@sang-engineering.com>,
	"biju.das.au" <biju.das.au@gmail.com>
Cc: Ulf Hansson <ulfh@kernel.org>,
	"linux-mmc@vger.kernel.org" <linux-mmc@vger.kernel.org>,
	"linux-renesas-soc@vger.kernel.org"
	<linux-renesas-soc@vger.kernel.org>,
	"linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
	Geert Uytterhoeven <geert+renesas@glider.be>,
	Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@bp.renesas.com>
Subject: RE: [PATCH v24 10/15] mmc: renesas_sdhi: Add write32_hook for CTL_SD_CARD_CLK_CTL register writes
Date: Mon, 7 Sep 2026 08:27:44 +0000	[thread overview]
Message-ID: <TY3PR01MB11346DCB87BE26D185FE8017B86B22@TY3PR01MB11346.jpnprd01.prod.outlook.com> (raw)
In-Reply-To: <aplM1LLFJ4eo4YJ3@shikoro>

Hi Wolfram,

Thanks for the feedback.

> -----Original Message-----
> From: Wolfram Sang <wsa+renesas@sang-engineering.com>
> Sent: 03 September 2026 11:33
> Subject: Re: [PATCH v24 10/15] mmc: renesas_sdhi: Add write32_hook for CTL_SD_CARD_CLK_CTL register
> writes
> 
> > Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
> > - [High] tmio_mmc_host_probe() clears write16_hook when TMIO_MMC_HAS_IDLE_WAIT is not set, but fails to
> clear the newly added write32_hook.
> > --
> >
> > --- Patch [10]: [PATCH v24 10/15] mmc: renesas_sdhi: Add write32_hook
> > for CTL_SD_CARD_CLK_CTL register writes --- commit
> > 57d55ff6257b421b4e27c4306c5ee441c02c3087
> > Author: Biju Das <biju.das.jz@bp.renesas.com>
> >
> > mmc: renesas_sdhi: Add write32_hook for CTL_SD_CARD_CLK_CTL register
> > writes
> >
> > This patch introduces a write32_hook for the Renesas SDHI driver to
> > wait for the SD bus to become idle before 32-bit writes to the
> > CTL_SD_CARD_CLK_CTL register. Writes are skipped if the hook returns
> > an error.
> >
> > > diff --git a/drivers/mmc/host/renesas_sdhi_core.c
> > > b/drivers/mmc/host/renesas_sdhi_core.c
> > > --- a/drivers/mmc/host/renesas_sdhi_core.c
> > > +++ b/drivers/mmc/host/renesas_sdhi_core.c
> >
> > [ ... ]
> >
> > > @@ -1203,6 +1211,7 @@ int renesas_sdhi_probe(struct platform_device *pdev,
> > >  	}
> > >
> > >  	host->write16_hook = renesas_sdhi_write16_hook;
> > > +	host->write32_hook = renesas_sdhi_write32_hook;
> >
> > [Severity: High]
> > Should write32_hook also be conditionally cleared in
> > tmio_mmc_host_probe() when TMIO_MMC_HAS_IDLE_WAIT is missing?
> >
> > Looking at drivers/mmc/host/tmio_mmc_core.c:tmio_mmc_host_probe(),
> > write16_hook is actively cleared for devices without this flag:
> >
> >         if (!(pdata->flags & TMIO_MMC_HAS_IDLE_WAIT))
> >                 _host->write16_hook = NULL;
> >
> > If write32_hook remains set on older or fallback configurations
> > lacking this flag, polling for TMIO_STAT_SCLKDIVEN will time out after 1ms.
> >
> > The hook would then return -EBUSY, causing sd_ctrl_write32() to skip
> > the register write entirely, which ultimately fails SD controller initialization.
> 
> Please check this, too.

For safer side I will add, considering this code is used by other vendors
they may call sd_ctrl_write32() in future with no TMIO_MMC_HAS_IDLE_WAIT flag.
Currently all Renesas SoCs have this flag set.

if (!(pdata->flags & TMIO_MMC_HAS_IDLE_WAIT)) {
                _host->write16_hook = NULL;
                _host->write32_hook = NULL;
}

Cheers,
Biju

  reply	other threads:[~2026-09-07  8:27 UTC|newest]

Thread overview: 55+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-08-20 17:16 [PATCH v24 00/15] Add Renesas RZ/G3L SD/eMMC support Biju
2026-08-20 17:16 ` [PATCH v24 01/15] dt-bindings: mmc: renesas,sdhi: Document RZ/G3L (r9a08g046) SoC Biju
2026-09-02 10:45   ` Wolfram Sang
2026-08-20 17:16 ` [PATCH v24 02/15] mmc: renesas_sdhi: Clean up whitespace and add OF table sentinels Biju
2026-09-02 10:47   ` Wolfram Sang
2026-09-04  6:40     ` Biju Das
2026-09-09 18:46       ` wsa+renesas
2026-08-20 17:16 ` [PATCH v24 03/15] mmc: renesas_sdhi: Add clk_mask field to support flexible clock divider widths Biju
2026-09-02 10:51   ` Wolfram Sang
2026-09-04 10:54     ` Biju Das
2026-09-02 10:54   ` Wolfram Sang
2026-09-04 11:03     ` Biju Das
2026-09-10 21:52       ` wsa+renesas
2026-08-20 17:16 ` [PATCH v24 04/15] mmc: renesas_sdhi: Add max_divider field to support SoC-specific clock ranges Biju
2026-09-02 11:05   ` Wolfram Sang
2026-09-04 12:46     ` Biju Das
2026-09-10 21:56       ` wsa+renesas
2026-09-14 10:37         ` Biju Das
2026-08-20 17:16 ` [PATCH v24 05/15] mmc: renesas_sdhi: Add SDHI_SD_CLK_CTL_DIV1 macro for 1/1 option Biju
2026-09-02 11:06   ` Wolfram Sang
2026-08-20 17:16 ` [PATCH v24 06/15] mmc: renesas_sdhi: Make clock divider mask configurable Biju
2026-09-02 11:09   ` Wolfram Sang
2026-09-04 12:48     ` Biju Das
2026-08-20 17:16 ` [PATCH v24 07/15] mmc: renesas_sdhi: Add tuning delay support for RZ/G2L Biju
2026-09-03  9:30   ` Wolfram Sang
2026-09-04 14:47     ` Biju Das
2026-09-13 17:47       ` wsa+renesas
2026-09-14 10:37         ` Biju Das
2026-09-03  9:34   ` Wolfram Sang
2026-09-04 15:15     ` Biju Das
2026-08-20 17:16 ` [PATCH v24 08/15] mmc: renesas_sdhi: Add TMIO_MMC_INTERNAL_DIVIDER flag Biju
2026-09-03  9:37   ` Wolfram Sang
2026-09-07  6:37     ` Biju Das
2026-09-03  9:43   ` Wolfram Sang
2026-09-07  7:19     ` Biju Das
2026-09-22 12:36       ` Biju Das
2026-08-20 17:16 ` [PATCH v24 09/15] mmc: renesas_sdhi: Add optional axis/axim reset controls Biju
2026-09-03  9:48   ` Wolfram Sang
2026-08-20 17:16 ` [PATCH v24 10/15] mmc: renesas_sdhi: Add write32_hook for CTL_SD_CARD_CLK_CTL register writes Biju
2026-09-03 10:30   ` Wolfram Sang
2026-09-07  8:19     ` Biju Das
2026-09-03 10:32   ` Wolfram Sang
2026-09-07  8:27     ` Biju Das [this message]
2026-08-20 17:16 ` [PATCH v24 11/15] mmc: renesas_sdhi: Add RZ/G3L SDHI support Biju
2026-09-03 12:01   ` Wolfram Sang
2026-09-07 12:53     ` Biju Das
2026-09-22 12:35       ` Biju Das
2026-08-20 17:16 ` [PATCH v24 12/15] mmc: renesas_sdhi: Save and restore IOVS across suspend/resume Biju
2026-08-20 17:16 ` [PATCH v24 13/15] mmc: renesas_sdhi: Make HS400 OSEL bit configurable per SoC Biju
2026-08-20 17:16 ` [PATCH v24 14/15] mmc: renesas_sdhi: Add RZ/G3L HS400 support Biju
2026-08-20 17:16 ` [PATCH v24 15/15] mmc: renesas_sdhi: Add HS400 enhanced strobe support for RZ/G3L Biju
2026-09-01 14:52 ` [PATCH v24 00/15] Add Renesas RZ/G3L SD/eMMC support Wolfram Sang
2026-09-03 20:11 ` Wolfram Sang
2026-09-04  2:24   ` Biju Das
2026-09-04  8:00   ` Geert Uytterhoeven

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=TY3PR01MB11346DCB87BE26D185FE8017B86B22@TY3PR01MB11346.jpnprd01.prod.outlook.com \
    --to=biju.das.jz@bp.renesas.com \
    --cc=biju.das.au@gmail.com \
    --cc=geert+renesas@glider.be \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-mmc@vger.kernel.org \
    --cc=linux-renesas-soc@vger.kernel.org \
    --cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
    --cc=ulfh@kernel.org \
    --cc=wsa+renesas@sang-engineering.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox

all inboxes | Powered by JetHome®